


# Introduction to Semiconductor Technology



Teacher, Göran Thungström

# Outline

- Course planning
- Crystal Lattices
- Bulk Crystal Growth
- Epitaxial Growth




# Course planning


- **L1 Crystals and Manufacturing of Semiconductors**
- **L2 Atoms and Electrons**
- **L3 Energy Bands and Charge Carriers in Semiconductors**
- **L4 Excess Carriers in semiconductors**
- **L5 Junctions**
- **L6 Field–Effect transistors**
- **L7 Bipolar Junction Transistors**
- **L8 Optoelectronic Devices and Radiation detectors**
- **Chapter 9 and 10, Overview reading**
- **Laboratory work, Characterization of pn-junction**
- **Exercise, Selected problems from the book (“Solid state electronic devices”, 7e, ISBN 978-1-292-06055-2, Streetman)**
- **<http://apachepersonal.miun.se/~gorthu/halvledare/>**




# Amorphous Structure




# Polycrystalline Structure



# Single Crystal Structure





# Primitive cell, Unit cell (PQRS)




Translation of a primitive cell  
by  $\mathbf{r} = 3\mathbf{a} + 2\mathbf{b}$




# Unit cell




# Possible unit cells (Bravais 1840)




Simple cubic




Body-centered cubic




Face-centered cubic




Simple monoclinic




Base-centered monoclinic




Triclinic




Trigonal




Simple tetragonal




Body-centered tetragonal




Simple orthorhombic




Base-centered orthorhombic



Body-centered orthorhombic




Face-centered orthorhombic



Hexagonal




# Diamond and Zink-blende lattice structure



**Fig. 1.5** (a) Diamond lattice unit cell. (b) Zincblende lattice unit cell (GaAs used for illustration). [(a) After Shockley;<sup>[5]</sup> (b) after Sze.<sup>[6]</sup> Reprinted with permission.]

**Table 1.5** Crystal Structure and 300 °K Lattice Constants of Representative Materials ( $1 \text{ \AA} = 10^{-8} \text{ cm}$ ).


| Semiconductor | Crystal Structure | Lattice Constant ( $\text{\AA}$ ) |
|---------------|-------------------|-----------------------------------|
| Si            | Diamond           | 5.43095                           |
| Ge            | Diamond           | 5.64613                           |
| GaAs          | Zincblende        | 5.6533                            |
| CdS           | Zincblende        | 5.8320                            |
|               | Wurtzite          | $a = 4.16, c = 6.756$             |
| PbS           | Rock-Salt         | 5.9362                            |



**Figure 1-8**

Diamond lattice structure: (a) a unit cell of the diamond lattice constructed by placing atoms  $\frac{1}{4}, \frac{1}{4}, \frac{1}{4}$  from each atom in an fcc; (b) top view (along any  $\langle 100 \rangle$  direction) of an extended diamond lattice. The colored circles indicate one fcc sublattice and the black circles indicate the interpenetrating fcc.

# Miller index



**Fig. 1.7** Sample cubic crystal planes. (a) The (362) plane used in explaining the Miller indexing procedure. (b) The (100) plane. (c) The ( $\bar{1}11$ ) plane.



# Miller index

## Indexing Procedure for Planes

## Sample Implementation

(1) After setting up coordinate axes along the edges of the unit cell, note where the plane to be indexed intercepts the axes. Divide each intercept value by the unit cell length along the respective coordinate axis. Record the resulting normalized (pure-number) intercept set in the order  $x, y, z$ .

2, 1, 3

(2) Invert the intercept values — that is, form  $[1/\text{intercept}]$ s.

$1/2, 1, 1/3$

(3) Using an appropriate multiplier, convert the  $1/\text{intercept}$  set to the smallest possible set of whole numbers.


3, 6, 2

(4) Enclose the whole-number set in curvilinear brackets.

(362)



# Miller index




**Fig. 1.8** Sample direction vectors and their corresponding Miller indices.

**Table 1.6** Miller Notation Summary.

| Convention            | Interpretation        |
|-----------------------|-----------------------|
| $(hkl)$               | Crystal plane         |
| $\{hkl\}$             | Equivalent planes     |
| $[hkl]$               | Crystal direction     |
| $\langle hkl \rangle$ | Equivalent directions |
| $(hkil)$              | Plane                 |
| $[hkil]$              | Direction             |
| Hexagonal system      |                       |



# Identification of silicon-wafer orientation




# Why Silicon?

- Abundant, cheap
- Silicon dioxide is very stable, strong dielectric, and it is easy to grow in thermal process.
- Large band gap, wide operation temperature range.




|                                  |                                               |
|----------------------------------|-----------------------------------------------|
| Name                             | Silicon                                       |
| Symbol                           | Si                                            |
| Atomic number                    | 14                                            |
| Atomic weight                    | 28.0855                                       |
| Discoverer                       | Jöns Jacob Berzelius                          |
| Discovered at                    | Sweden                                        |
| Discovery date                   | 1824                                          |
| Origin of name                   | From the Latin word "silicis" meaning "flint" |
| Bond length in single crystal Si | 2.352 Å                                       |
| Density of solid                 | 2.33 g/cm <sup>3</sup>                        |
| Molar volume                     | 12.06 cm <sup>3</sup>                         |
| Velocity of sound                | 2200 m/sec                                    |
| Electrical resistivity           | 100,000 Ω·cm                                  |
| Reflectivity                     | 28%                                           |
| Melting point                    | 1414 °C                                       |
| Boiling point                    | 2900 °C                                       |


# $\langle 100 \rangle$ Orientation Plane




# $\langle 111 \rangle$ Orientation Plane




# $\langle 100 \rangle$ Wafer Etch Pits





# $\langle 111 \rangle$ Wafer Etch Pits



# Illustration of the Defects



# Dislocation Defects



# From Sand to Wafer

- Quartz sand: silicon dioxide
- Sand to metallic grade silicon (MGS)
- React MGS powder with HCl to form TCS
- Purify TCS by vaporization and condensation
- React TCS to  $H_2$  to form polysilicon (EGS)
- Melt EGS and pull single crystal ingot



# From Sand to Wafer (cont.)


- Cut end, polish side, and make notch or flat
- Saw ingot into wafers
- Edge rounding, lap, wet etch, and CMP
- Laser scribe
- Epitaxy deposition




# From Sand to Silicon




# Silicon Purification I



# Polysilicon Deposition, EGS



# Silicon Purification II




# Electronic Grade Silicon





Source: [http://www.fullman.com/semiconductors/\\_polysilicon.html](http://www.fullman.com/semiconductors/_polysilicon.html)



# Crystal Pulling: CZ method




# CZ Crystal Pulling



Source: [http://www.fullman.com/semiconductors/\\_crystalgrowing.html](http://www.fullman.com/semiconductors/_crystalgrowing.html)



# Floating Zone Method




# Comparison of the Two Methods


- CZ method is more popular
  - Cheaper
  - Larger wafer size (300 mm in production)
  - Reusable materials
- Floating Zone
  - Pure silicon crystal (no crucible)
  - More expensive, smaller wafer size (150 mm)
  - Mainly for power devices.



# Ingot Polishing, Flat, or Notch




Flat, 150 mm and smaller



Notch, 200 mm and larger



# Wafer Sawing




# Parameters of Silicon Wafer

| Wafer Size (mm) | Thickness ( $\mu\text{m}$ ) | Area ( $\text{cm}^2$ ) | Weight (grams) |
|-----------------|-----------------------------|------------------------|----------------|
| 50.8 (2 in)     | 279                         | 20.26                  | 1.32           |
| 76.2 (3in)      | 381                         | 45.61                  | 4.05           |
| 100             | 525                         | 78.65                  | 9.67           |
| 125             | 625                         | 112.72                 | 17.87          |
| 150             | 675                         | 176.72                 | 27.82          |
| 200             | 725                         | 314.16                 | 52.98          |
| 300             | 775                         | 706.21                 | 127.62         |



# Wafer Edge Rounding



Wafer Before Edge Rounding



Wafer After Edge Rounding




# Wafer Lapping

- Rough polished
- conventional, abrasive, slurry-lapping
- To remove majority of surface damage
- To create a flat surface




# Wet Etch

- Remove defects from wafer surface
- 4:1:3 mixture of  $\text{HNO}_3$  (79 wt% in  $\text{H}_2\text{O}$ ),  $\text{HF}$  (49 wt% in  $\text{H}_2\text{O}$ ), and pure  $\text{CH}_3\text{COOH}$ .
- Chemical reaction:




# Chemical Mechanical Polishing




# 200 mm Wafer Thickness and Surface Roughness Changes


After Wafer Sawing




After Edge Rounding




After Lapping



After Etch



After CMP



# Epitaxy Grow

- Definition
- Purposes
- Epitaxy Reactors
- Epitaxy Process



# Epitaxy: Definition

- Greek origin
- *epi*: upon
- *taxy*: orderly, arranged
- Epitaxial layer is a single crystal layer on a single crystal substrate.



# Epitaxy: Purpose

- Barrier layer for bipolar transistor
  - Reduce collector resistance while keep high breakdown voltage.
  - Only available with epitaxy layer.
- Improve device performance for CMOS and DRAM because much lower oxygen, carbon concentration than the wafer crystal.




# Silicon Source Gases

Silane



Dichlorosilane

DCS



Trichlorosilane

TCS



Tetrachlorosilane



# Dopant Source Gases

Diborane





Phosphine




Arsine




# DCS Epitaxy Grow, Arsenic Doping




# Schematic of DCS Epi Grow and Arsenic Doping Process




# Epitaxial Silicon Growth Rate Trends




# Vertical Reactor




# Horizontal Reactor



# Single Wafer Reactor



# Defects in Epitaxy Layer



After S.M. Zse's *VLSI Technology*



**Table 1.3** Representative Impurity Concentrations in as-grown Si and GaAs Single Crystals.<sup>†</sup> [(a) Derived from References [1] and [9]; (b) Data from Hobgood et al.<sup>[2]</sup>]

(a) Si

| <i>Impurity</i>                      | <i>Concentration (<math>10^{15}</math> atoms/cm<sup>3</sup>)</i> |
|--------------------------------------|------------------------------------------------------------------|
| C                                    | 10–500                                                           |
| O                                    | 500–1000                                                         |
| Unintentional dopants (B, P, As, Sb) | $\leq 0.05$                                                      |
| Cr, Co, Ta, W, Na                    | Trace amounts (<0.005)                                           |
| Cu, Au, Fe, Ni                       | Below detectable limits                                          |

(b) GaAs

(b) GaAs

| <i>Impurity</i> | <i>Concentration (<math>10^{15}</math> atoms/cm<sup>3</sup>)</i> |
|-----------------|------------------------------------------------------------------|
| C               | 5                                                                |
| O               | 20                                                               |
| Si              | 0.5                                                              |
| S               | 1                                                                |
| Se              | 0.4                                                              |
| Te              | 0.01                                                             |
| Cr              | 0.4                                                              |
| Mg              | 0.7                                                              |
| Mn              | 0.8                                                              |
| B               | 500(2) <sup>†</sup>                                              |

<sup>†</sup>The concentrations quoted here are for Si crystals formed by the Czochralski-pulled method and GaAs crystals formed by the Liquid Encapsulated Czochralski (LEC) technique. The reader should be cautioned that impurity concentrations considerably above the cited values can be introduced during the subsequent handling and processing of semiconductor crystals.<sup>[1]</sup>

